

What is claimed is:

- 1) A circuit capable to receive an input signal having a duty-cycle, comprising:
  - 5 a first sampler capable to obtain a first edge value from the input signal responsive to an edge clock signal;
  - a second sampler capable to obtain a first data value from the input signal responsive to a data clock signal; and,
  - 10 a duty-cycle-correction logic, coupled to the first and the second samplers, capable to generate a duty-cycle-correction signal that adjusts the edge clock to the duty-cycle of the input signal duty-cycle responsive to the first edge value and first data value.
- 15 2) The circuit of claim 1, wherein the data clock signal has an approximate 50% duty-cycle and is in quadrature with an adjusted edge clock signal.
- 20 3) The circuit of claim 1, further comprising:
  - a third sampler, coupled to the duty-cycle-correction logic, capable to obtain a second data value; and,
  - wherein the duty-cycle-correction logic is capable to generate the duty-cycle-correction signal responsive to the first data value, first edge value and second data value.
- 25 4) The circuit of claim 3, wherein the duty-cycle-correction logic comprises:

an evaluator circuit capable to generate an up signal or a down signal, responsive to the first data value, first edge value and second data value; and,

5 a duty-cycle clock integrator, coupled to the evaluator circuit, capable to generate the duty-cycle-correction signal responsive to the up or down signal.

5) The circuit of claim 4, further comprising:

10 a first phase comparator, coupled to the first sampler, capable to generate the data clock signal; and,

a second phase comparator, coupled to the first duty-cycle clock integrator and the second sampler, capable to generate the edge clock signal responsive to the duty-cycle-correction signal.

15 6) The circuit of claim 1, wherein the input signal is a double-data rate signal and the circuit is included in a double-data rate system.

7) The circuit of claim 1, wherein the circuit is included in a memory module coupled to a double-data rate bus.

20 8) A circuit capable to receive an input signal having a duty-cycle, comprising:

a first sampler capable to obtain a first edge value from the input signal responsive to an edge clock signal;

25 a second sampler capable to obtain a second edge value from the input signal responsive to the edge clock signal; and

a duty-cycle-correction logic, coupled to the first and the second samplers, capable to generate a duty-cycle-correction

signal that adjusts the edge clock to the duty-cycle of the input signal duty-cycle responsive to the first and second edge values.

- 5
- 9) The circuit of claim 8, wherein a data clock signal has an approximate 50% duty-cycle and is in quadrature with an adjusted edge clock signal.
- 10
- 10) The circuit of claim 8, wherein the duty-cycle-correction logic comprises:
- 10
- an evaluator circuit capable to generate an up signal or a down signal, responsive to the first and second edge values; and,
- a duty-cycle clock integrator, coupled to the evaluator circuit, capable to generate the duty-cycle-correction signal responsive to the up or down signal.
- 15
- 11) The circuit of claim 10, further comprising:
- a first phase comparator, coupled to the duty-cycle clock integrator and the first and second samplers, capable to generate the edge clock signal responsive to the duty-cycle-correction signal.
- 20
- 12) The circuit of claim 8, wherein the input signal is a double-data rate signal and the circuit is included in a double-data rate system.
- 25
- 13) The circuit of claim 8, wherein the circuit is included in a memory module coupled to a double-data rate bus.
- 14) A circuit capable to receive an input signal having a duty-cycle, comprising:

a first sampler capable to obtain a first edge value from the input signal responsive to an edge clock signal;

a second sampler capable to obtain a second edge value from the input signal responsive to the edge clock signal;

5

a duty-cycle-correction logic, coupled to the first and the second samplers, capable to generate a duty-cycle-correction signal that adjusts the edge clock to the duty-cycle of the input signal responsive to the first and second edge values;

wherein the duty-cycle-correction logic includes,

10

an evaluator circuit, coupled to the first and second samplers, capable to generate an adjust signal, responsive to the first and second edge values;

a counter, coupled to the evaluator circuit, capable to output a count value responsive to the adjust signal;

15

a digital-to-analog-converter, coupled to the counter, capable to generate an analog offset signal responsive to the count signal; and,

a duty-cycle clock integrator, coupled to the digital-to-analog-converter, capable to generate the duty-cycle-correction signal responsive to the analog offset signal.

20

15) The circuit of claim 14, wherein a data clock signal has an approximate 50% duty-cycle and is in quadrature with an adjusted edge clock signal.

25

16) The circuit of claim 14, further comprising;  
a digital filter coupled to first and second samplers and the evaluator circuit.

- 17) The circuit of claim 16, wherein the input signal is a coded input signal having an approximate same number of even and odd data transitions.
- 5        18) The circuit of claim 14, further comprising:  
              a first phase comparator, coupled to the duty-cycle clock integrator and the first and second samplers, capable to generate the edge clock signal responsive to the duty-cycle-correction signal.
- 10       19) The circuit of claim 14, wherein the input signal is a double-data rate signal and the circuit is included in a double-data rate system.
- 20) The circuit of claim 14, wherein the circuit is included in a memory module coupled to a double-data rate bus.
- 15       21) An apparatus, comprising:  
              a transmit circuit capable to transmit a serial signal having a duty-cycle;  
              a receive circuit, coupled to the transmit circuit, including  
20               a first sampler capable to obtain a first edge value from the serial signal responsive to an edge clock signal;  
              a second sampler capable to obtain a first data value from the serial signal responsive to a data clock signal; and,  
              a duty-cycle-correction logic, coupled to the first and  
25               the second samplers, capable to generate a duty-cycle-correction signal that adjusts the edge clock signal to the duty-cycle of the serial signal duty-cycle responsive to the first edge value and first data value.

22) An apparatus, comprising:

a transmit circuit capable to transmit a serial signal having a duty-cycle; and,

a receive circuit, coupled to the transmit circuit, including

5 a first sampler capable to obtain a first edge value from the serial signal responsive to an edge clock signal;

a second sampler capable to obtain a second edge value from the serial signal responsive to the edge clock signal; and,

10 a duty-cycle-correction logic, coupled to the first and the second samplers, capable to generate a duty-cycle-correction signal that adjusts the edge clock to the duty-cycle of the serial signal duty-cycle responsive to the first and second edge values.

15

23) An apparatus, comprising:

a transmit circuit capable to transmit a serial signal having a duty-cycle; and,

a receive circuit, coupled to the transmit circuit, including,

20 a first sampler capable to obtain a first edge value from the serial signal responsive to an edge clock signal;

a second sampler capable to obtain a second edge value from the serial signal responsive to the edge clock signal;

25 a duty-cycle-correction logic, coupled to the first and the second samplers, capable to generate a duty-cycle-correction signal that adjusts the edge clock to the duty-cycle of the serial signal responsive to the first and second edge values;

wherein the duty-cycle-correction logic includes,  
an evaluator circuit, coupled to the first and second  
samplers, capable to generate an adjust signal, responsive  
to the first and second edge values;

5 a counter, coupled to the evaluator circuit, capable to  
output a count value responsive to the adjust signal; and,

a digital-to-analog-converter, coupled to the counter,  
capable to generate the duty-cycle-correction signal  
responsive to the count signal.

10

24) A method, comprising the steps of:  
receiving an input signal having a first duty-cycle;  
sampling the input signal to obtain a plurality of edge values  
from the input signal responsive to an edge clock signal having a  
15 second duty-cycle; and,  
adjusting the second duty-cycle of the edge clock to the first  
duty-cycle of the input signal responsive to the plurality of edge  
values.

20

25) The method of claim 24, further comprising the steps of:  
sampling the input signal to obtain a plurality of data values  
from the input signal responsive to a data clock signal.

25

26) The method of claim 25, wherein the adjusting step includes  
adjusting the data clock signal to have an approximate 50% duty-  
cycle and be in quadrature with an adjusted edge clock signal.

27) A circuit capable to receive an input signal having a duty-cycle,  
comprising:

a sampler capable to obtain a plurality of edge values from the input signal responsive to an edge clock signal having a duty-cycle; and,

5 means, coupled to the sampler, for adjusting the edge clock signal duty-cycle to the input signal duty-cycle.